Design of Baugh-wooley Multiplier using Verilog HDL. Shruti D. Kale, Prof. Gauri N. Zade. India. Abstract: Multiplication represents one of the major holdups in. Adders and Multipliers. Baugh-Wooley Multiplier Design • To illustrate the mathematical transformation which is required, consider 4-bit signed operands X and. This project presents an efficient implementation of a high speed multiplier using the shift and adds method of. Baugh-Wooley Multiplier.

Author: Aragal Malajora
Country: Congo
Language: English (Spanish)
Genre: Education
Published (Last): 3 April 2008
Pages: 497
PDF File Size: 7.19 Mb
ePub File Size: 3.3 Mb
ISBN: 898-6-50398-987-8
Downloads: 32659
Price: Free* [*Free Regsitration Required]
Uploader: Akigar

A detailed representation and explanation is done in this section. This design is useful in the multiplier design with reduced number of gates and constant inputs.

The functions S and T will produce sum and carry outputs respectively of the complement function of the Baugh- Wooley structure. The garbage output is the one which is not used for further computations.

A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog

Since each cell is having four inputs and two outputs, the reversible multiplier cell, in order to maintain the reversible constraints it is developed as a cell having five inputs and five multiplifr. This can be understood easily with the help of the comparison results shown in Table 1.

The outputs P, Q and R are considered as garbage outputs. As the nano devices are developed, the density of digital chips is being increased naturally seeking the solution for the power consumption and the heat dissipation developed by this power consumption.


Section 3 is an overview of Baugh-Wooley multiplier. The block diagram representation of 4 bit Baugh-Wooley multiplier is shown in Figure 5. As a first step pad each of the last two terms in the product P with zeros to obtain a 2n-bit number to aid adding it with the other terms.

Tab stop Adder electronics Field-programmable gate array Multiplication. The organization of the paper is as follows. Computer arithmetic – algorithms and hardware designs Behrooz Parhami These proposed multiplier cells are having one constant input.

In our work, we have proposed a reversible multiplier cell which can be efficiently used in the Baugh Wooley multiplier. It is comprehended that the number of gates, the constant inputs and garbage outputs values are fewer in number in the proposed design compared to the existing approaches. Durgarao and B Venkat Suresh and G.

References Publications referenced by this paper. The proposed reversible Baugh- Wooley multiplier design produces 48 garbage outputs, but the design in [5] [7] – [9] produces 52, 52, 40 and 49 garbage outputs respectively.

A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog – Semantic Scholar

In [5]the design requires a total of 40 reversible gates, [9] requires 42, total number of gates required is 44 in [7] and in [8] the number of gates required is 32 gates. The proposed Baugh-Wooley multiplier design requires 20 gates. Verilog Search for additional papers on this topic.

This gate is mainly used as a copying gate as fan-out is not allowed in reversible logic design. Even though various researches have been done for designing reversible multiplier, this work is the first in the literature multilpier use Baugh-Wooley algorithm using reversible logic. In the recent years various reversible multiplier designs have been proposed [5] – [9]. Verilog width Fast Fourier transform Speech processing. Block diagram of 4-bit Baugh-Wooly multiplier.


This reversible multiplier cell is useful in building up regularity in the array multipliers. World Applied Sciences Journal, 3, HNG gates are used in the second step, Multi operand addition.

Then the four operand addition has been performed using Peres gates and Double Peres gates. This paper provides the design of compact Baugh-Wooley multiplier using baugy logic.

In this work also, like the previous works, the partial products have been generated using Peres gate. International Journal on Engineering Science and Technology, 2, Efficient realization of large size two’s complement multipliers using embedded blocks in FPGAs.

The final product could be generated by subtracting the last two positive terms from the first two terms. Complement reversible multiplier cell CMC. They produce two outputs namely sum output diagonal-black line and carry output vertical black line.

A circuit will be known as reversible if it can bring back the inputs from the outputs. Besides, synthesizing reversible logic circuits is much difficult than conventional irreversible logic circuits due to the constraints.